

Quick Start Micro Training LLC, quickstartmicro.com

The End Gate of Moore's Law Seminar

May 15, 2007

Quick Start Micro Training LLC
www.quickstartmicro.com

**The End Game of Moore's Law:
 2007 Update**

Dr. Ted Dellin
 dellin@ieee.org, 1-505-401-8707
 Quick Start Micro Training, LLC, www.quickstartmicro.com
 Reliability Lead, Intl. Tech. Roadmap for Semiconductors (ITRS)
 Member, Reliability Council, Sematech
 Chief Scientist (Retired) of the Microsystems Center, Sandia Natl. Lab

Material is from Meeting the Submicron CMOS Challenge, Semiconductor Technology and IC Reliability Short Courses.
 © 2004-07, Ted & Arlene Dellin, All Rights Reserved







©2004-07, Dellin, All Rights Reserved 5/15/07 1

Outline

- Background on Moore's Law and Scaling
- The technical challenges and current/potential solutions
- The economic challenge
- The future of Moore's Law and what this means for IC users

©2004-07, Dellin, All Rights Reserved 2

**Key Milestones
 In the History of Integrated Circuits**


1947 First Transistor	1958 Planar Process (Si, SiO ₂ , Al)	1959 First Integrated Circuit	1965 More Transistors Per IC (Moore's Law)	1972 Scaling for Faster ICs	1998 Replacing Planar Process Begins
					
Bardeen, Brittain & Noyce Bell Labs	Noyce & Hoerni, Fairchild	Kilby, TI	Moore, Fairchild Electronics Magazine	Denard et al, IBM	IBM Introduces Cu Metalization

"Design of MOSFETS ... With Very Small Dimensions"

©2004-07, Dellin, All Rights Reserved 3

Denard et. al.: Scaling Down Results In Faster, Better and Cheaper ICs


Drawn to the same scale



1.0µm (Mid-1980s) ~100,000's Transistors Speed ~ 10 MHz ~0.1 ¢ / transistor	0.10µm (Early 2000's) ~100,000,000's Transistors Speed ~ 3,000 MHz ~0.00005 ¢ / transistor
---	--

©2004-07, Dellin, All Rights Reserved Figure: Sematech 4

Every 2-3 Years The Industry Has Introduced A New Technology Generation ("Node")



"Minimum" Feature Size of Leading-Edge Technology (µm)

Year	1980	1985	1990	1995	2000	2005	2010	2015	2020					
Feature Size (µm)	2	1.4	1	0.7	0.5	0.35	0.25	0.18	0.13	0.090	0.065	0.045	0.032	0.022

©2004-07, Dellin, All Rights Reserved 5

Outline

- Background on Moore's Law and Scaling
- The technical challenges and current/potential solutions
- The economic challenge
- The future of Moore's Law and what this means for IC users

©2004-07, Dellin, All Rights Reserved 6

Quick Start Micro Training LLC, quickstartmicro.com

The End Gate of Moore's Law Seminar

May 15, 2007

Scaling Also Encounters Serious Problems Due to Physical and Material Limits

Scaling into the deep sub-micron region

Fundamental Physical and Material Limits



- Large Power Consumption
- Harder to Achieve Performance Gains
- Processing, Design, Reliability & Test Issues

©2004-07, Dellin, All Rights Reserved 7

5 Major, Interrelated, Technical Challenges

- **Increasing Power Consumption**
 - Active power and (especially) stand-by power
- **Worsening Performance-Robbing Parasitics**
 - Negating the improvements in transistor speed
- **Processing Challenges**
 - Affordable, shorter wavelength lithography
 - Process integration of new materials
 - Increasing process variations
- **Design Challenge**
 - Harder and more expensive to successfully design custom ICs
- **Reliability Challenge**
 - Reduce reliability margins
 - Qualify new materials, devices and processes

©2004-07, Dellin, All Rights Reserved 8



Reaction to the Growing Scaling Challenge

"No More Moore"

TJ Rogers, CEO, Cypress Semiconductor

"Scaling is Dead"

Bernie Meyerson, CTO, IBM

Texas Instruments Exits Process Development Race

1/24/07

©2004-07, Dellin, All Rights Reserved 11

The Future of Moore's Law

"No exponential is forever... but forever can be delayed"

Gordon Moore, 2003 ISSC Conference

How long can we sustain Moore's Law in high volume production? Even if we can, is it affordable?

©2004-07, Dellin, All Rights Reserved 12

Quick Start Micro Training LLC, quickstartmicro.com

The End Gate of Moore's Law Seminar

May 15, 2007

We Need to Reinvent Microelectronics To Sustain The Moore's Law Cycle

Scaling into the deep sub-micron region

Fundamental Physical and Material Limits

- Large Power Consumption
- Harder to Achieve Performance Gains
- Processing, Design, Reliability & Test Issues

Replace Almost All of the Traditional Materials Used In ICs

New Device Structures

Design for Manufacturing (Litho, Process Variability, ...)

.....

????

©2004-07, Dellin, All Rights Reserved 13

2 Major Material Changes: Interconnect and Transistor


INTERCONNECT: Replace Al with Cu
Replace SiO₂ with lower k insulator

Aluminum SiO₂ (k=4) Aluminum Copper "Low k" (k<3) Copper

TRANSISTOR: Replace SiO₂ with higher k insulator
Replace polysilicon gate electrode with metal(s)

SiO₂ (k=4) Poly Si Poly Si Metal Gate "High k" (k>12)

©2004-07, Dellin, All Rights Reserved 14



Copper

- Copper has a lower resistivity than Al
- Less signal delay on wiring – faster ICs
- Copper has been successfully introduced into volume manufacturing
- Concerns with continued scaling of copper
 - Increase in resistivity
 - Decrease in electromigration lifetime

Courtesy of IBM


©2004-07, Dellin, All Rights Reserved 16

As The Intermetal Dielectric Constant Is Reduced Other Properties Are Degraded

GOOD NEWS	BAD NEWS			
Dielectric Constant	Mechanical Strength	Adhesion	Electric Breakdown Strength	Thermal Conductivity
↓	↓	↓	↓	↓
Improves IC Speed & Reduces Crosstalk	More Mechanical Failures (Cracking, Delamination)	Worse Electromigration	Worse Electrical Breakdown	Higher On Chip Temperature
				Worse Electromigration

Unlike copper, Implementation of low k proved to be very difficult

©2004-07, Dellin, All Rights Reserved 17




Quick Start Micro Training LLC, quickstartmicro.com

The End Gate of Moore's Law Seminar

May 15, 2007

Subthreshold Leakage Current Increases Exponentially With Scaling




- We need to reduce the threshold voltage when we scale to produce faster transistors
- **Subthreshold leakage increases exponentially as the threshold voltage is scaled down**
 - Tradeoff: We need to reduce threshold voltage to get faster ICs
- **Fundamental physics tells us we will always have a minimum amount of subthreshold leakage**

©2004-07, Dellin, All Rights Reserved 19

Advanced Device Structures Can Reduce Subthreshold Leakage Currents

Fully Depleted Silicon on Insulator


Multi-Gate Transistor (FINFET Shown)



- Can come much closer to minimum subthreshold leakage limit
- Not in production – serious processing challenges

©2004-07, Dellin, All Rights Reserved 20

Growing Gate Tunneling Currents Have Led to End Of Oxide Scaling




No Reduction In Oxide Thickness From 90 to 65nm Technology

"Ideal Scaling"

©2004-07, Dellin, All Rights Reserved 21


To Reduce Standby Power SiO₂ Needs to Be Replaced with a New "High k" Dielectric



- "k" is the dielectric constant
- Replacing SiO₂ (k=4) with a higher k material can reduce tunneling currents without affecting transistor current
- **Probably the most difficult of all changes**

©2004-07, Dellin, All Rights Reserved 22

High k and Metal Gate Need To Be Introduced At the Same Time




Metal 1 with work function near conduction band

Metal 2 with work function near valence band

- Difficult to find metals with the right work functions.
- Significant process integration and reliability challenge
- So far, no company has introduced high k/metal gate into production

©2004-07, Dellin, All Rights Reserved 23

Use of "Strained Silicon" Has Increased Mobility and IC Speed



Electron Mobility (Cm²/Vs)

Strained Si Normal Si

Faster IC Slower IC

SiGe SiGe

- Silicon channel of MOS transistor is strained
- Results in higher mobility and thus faster ICs
- Has allowed manufacturers to
 - Stop scaling down gate oxide
 - Delay the introduction of high k gate insulators

After S. Thompson, et. al., Intel TJ, May 2002 and P. Bai, 2004 IEDM

©2004-07, Dellin, All Rights Reserved 24

Quick Start Micro Training LLC, quickstartmicro.com

The End Gate of Moore's Law Seminar

May 15, 2007

We Are On The Verge of The Most Significant Material Change

- The need to replace SiO₂ with a high k alternative dielectric is arguably the most significant material change in the history of ICs
- The experience replacing SiO₂ between metal lines with a low k insulator shows how difficult a material change can be
- It seems that the industry will be forced to make this change next year when moving to 45nm

©2004-07, Dellin, All Rights Reserved 25

What About The Use of Non-CMOS, Novel Devices to Extend Scaling?


Single Electron Transistor

Molecular Devices

Nanotube Devices

- Since 2001 the International Technology Roadmap for Semiconductors (ITRS) has been systematically looking at novel devices
- Conclusions:
 - *For digital logic applications nothing is better than CMOS*
 - However, novel devices may have an impact on memories and specialized applications (vision)

©2004-07, Dellin, All Rights Reserved 28



wysiNwyg: What You See is NOT What You Get

Bridging defect due to pattern sensitivity of optical proximity correction (Madge, LSI Logic)

- Optical proximity correction is required for subwavelength litho
- However, it is hard to accurately predict
 - Sensitive to local pattern
 - Sensitive to variations in mask features and in wafer flatness
- These inaccuracies are discovered after part is fabricated
 - Require a new design spin

©2004-07, Dellin, All Rights Reserved 28

Submicron Design Challenges

- Increasing complexity
 - More transistors
 - Design has to fix power and processing problems
- Growing interaction between design and process is impacting yield and first-time success
 - Traditional design rules no longer guarantee yield
 - Hard to predict exact shape of features when using sub-wavelength lithography
 - Need to do statistical design to account for increasing processing variability
- Design (including mask) costs are escalating

©2004-07, Dellin, All Rights Reserved 29

A Growing Reliability Risk

- Stresses (fields, currents, temperatures) are increasing
- New materials, new processes and new devices can lead to new or changed failure mechanisms
- The ability to life-test and to screen-out defective parts is being reduced
- Tradeoffs between reliability, performance, power ... are becoming more difficult

©2004-07, Dellin, All Rights Reserved 30

Quick Start Micro Training LLC, quickstartmicro.com

The End Gate of Moore's Law Seminar


May 15, 2007

Outline

- Background on Moore's Law and Scaling
- The technical challenges and current/potential solutions
- The economic challenge**
- The future of Moore's Law and what this means for IC users

©2004-07, Dellin, All Rights Reserved 31

The Dollar Is Mightier Than The Electron



Economics, not physics, will probably be the determining factor in the future of the IC industry


©2004-07, Dellin, All Rights Reserved 32

The "Just Enough," Application-Specific IC

- As tradeoffs become more difficult, it becomes harder to make a robust, one-size-fits-all technology
- Technology being optimized around the needs of major applications
- Need to produce the "Just Enough" IC that meets, but does not exceed, customer requirements
 - Tradeoffs are so challenging it is hard to just meet requirements
 - Exceeding requirements is an "opportunity cost" that should be avoided – use excess capability to give customer what it wants

©2004-07, Dellin, All Rights Reserved 33

The IC Market Is Increasingly Dominated by Consumer Electronics



- Price sensitive
- Low profit margins
- Less funds available for R&D
 - Fixed percentage of profits
- Often require relatively shorter IC lifetimes

©2004-07, Dellin, All Rights Reserved 34

Major Economic Challenges




- Finding "killer apps" that will pay a **premium price** for **large volumes** of ICs
 - Don't want to be like DRAMS: from 1995-2001 doubled the bits shipped per year while total revenue fell from \$45B to \$10B
- Factory costs (and everything else) double each new generation
- Escalating time and cost of developing custom chips
- Business case for the Research-Development-Application enterprise needed to have **robust solutions** for advanced technologies **ready when needed**

**S. Cullen, Electronic News, 1/14/02 p 20

©2004-07, Dellin, All Rights Reserved 35

Major Players in the Global Microelectronics Industry



```



    graph TD
      Customer[Customer] --> IDM[Integrated Device Manuf. (IDM)]
      Customer --> Packaging[Packaging]
      IDM --> Processing[Processing]
      IDM --> Design[Design]
      Packaging --> Foundry[Foundry (Processing)]
      Foundry --> Fabless[Fabless Design Co.]
      RnD[R&D Consortia] --> Design
      RnD --> Foundry
      RnD --> Fabless
      Equipment[Equipment & Supplies] --> Foundry
      Equipment --> Fabless
      Equipment --> Packaging
  
```

©2004-07, Dellin, All Rights Reserved 36

Quick Start Micro Training LLC, quickstartmicro.com


The End Gate of Moore's Law Seminar

May 15, 2007



- ### Outline
- Background on Moore's Law and Scaling
 - The technical challenges and current/potential solutions
 - The economic challenge
 - The future of Moore's Law and what this means for IC users
- ©2004-07, Dellin, All Rights Reserved 39

- ### What Do We Mean By "Moore's Law"
-
- Strictly speaking it just refers to a doubling of transistors per IC every few years
 - Satisfied even if speed does not increase
 - Basically controlled by manufacturability
 - Popularly, Moore's law is often thought to refer ICs that get exponentially faster, better and cheaper with time
 - Historically, this required scaling to get faster transistors
 - Today, it may be accomplished with multi-cores, system in a package, ...
 - "Moore's Law With Scaling" Is harder to sustain than "Moore's Law Limiting to More Transistors/IC"
- ©2004-07, Dellin, All Rights Reserved 40



- ### My Free (and worth every penny) Predictions
- Moore's Law does not stop in the near future
 - Innovation will just stay ahead of problems
 - However, only a decreasing number of users will be able to afford fully custom, state-of-the-art ICs
 - More and more users will *indirectly benefit* from new technologies
 - Economics (cost, time to market) will force the use of standard parts, structured ASICs and FPGAs
 - These ICs are not as good as a fully custom IC
 - But they will improve with each new technology node
 - Key to future of Moore's Law: Economics
- ©2004-06, Dellin, All Rights Reserved 42

Quick Start Micro Training LLC, quickstartmicro.com
The End Gate of Moore's Law Seminar
May 15, 2007

What Does This Mean for IC Users?



- It is going to be harder (not impossible) to successfully use new IC technologies due to:
 - *Difficult tradeoffs between power, performance, reliability ...*
 - *Escalating cost and risk of developing fully custom ICs*
- Users of advanced ICs will need to:
 - *be much better informed about IC technologies*
 - *work more closely with IC manufacturers*

©2004-07, Dellin, All Rights Reserved

43

Final Thoughts

- **ICs were a dominant agent of change in the second half of the 20th Century**
 - *Faster, better and cheaper*
 - *Widespread applications benefited from ICs*
 - *Generated a lot of productivity improvements and wealth*
- **In the 21st Century ICs have/will become a less powerful agent of change**
- **What is the comparable next big thing that will reshape our world and when will it kick in?**
 - *Will it be biotech, microsystems or nano be comparable? – perhaps*
 - *Will we have a “breather” before the next big thing? - likely*
 - *What does this mean for the U.S. economy and national security? – an important consideration*

©2004-07, Dellin, All Rights Reserved

44

Summary

- **Scaling down technologies to make faster, better and cheaper ICs is running into multiple roadblocks**
- **Need to “reinventing” the CMOS IC using new materials and new device structures**
 - *Thing to watch: implementation of high k/metal gate transistors*
- **Economic pressures are reshaping the industry**
 - *Thing to watch: future of the Foundries*
 - *Thing to watch: the position of, and impact on, the U.S.*
- **Moore's Law will continue in the near term, but fewer users will be developing fully custom ICs**

©2004-07, Dellin, All Rights Reserved

45

Acknowledgements

- **I gratefully acknowledge the information I have learned from my colleagues at**
 - **ITRS Process, Integration and Device Structures (PIDS) Working Group, Chaired by Peter Zeitzoff, Sematech**
 - **Reliability Technical Advisory Board, Sematech**
 - **Sandia National Laboratories**
- **I also acknowledge the contribution of Arlene Dellin who helped make this material easier to understand**

©2004-07, Dellin, All Rights Reserved

46

For More Information

- **A copy of the slides is at quickstartmicro.com**
- **2005 International Technology Roadmap for Semiconductors <http://public.itrs.net/>**
 - *2007 edition being developed*
- **www.intel.com/research**
- **Short courses taught by the speaker in Albuquerque and in-house (www.quickstartmicro.com)**
 - **Meeting the Submicron CMOS Challenge Seminar**
 - **Integrated Circuit Reliability,**
 - **Semiconductor Devices With Optoelectronics**
 - **Semiconductor Technologies With MEMS**

©2004-07, Dellin, All Rights Reserved

47

Speaker's Bio



Dr. Ted Dellin is the Chief Scientist (Retired) of the Microsystems Center at Sandia National Laboratories having retired from full time work after 35 years at Sandia. He still runs the Microsystems University that he established at Sandia. Dr. Dellin has led the development of the reliability section of the International Technology Roadmap for Semiconductors since the 1990s and is a member of the Sematech Reliability Technical Advisory Board. He is a past chair of the IEEE Nonvolatile Memory Workshop and has given 5 tutorials at the International Reliability Physics Symposium. He also teaches a series of short courses in microelectronics, devices, technology, submicron CMOS and reliability for organizations in the U.S. and Europe. He is a coauthor with Arlene Dellin of the 21st Century Semiconductor Technology Handbook and he contributed the Submicron CMOS chapter to the ASM Failure Analysis Desk Reference. Dr. Dellin has a PhD in physics from the City University of New York.

©2004-07, Dellin, All Rights Reserved

48